Stuck on an issue?

Lightrun Answers was designed to reduce the constant googling that comes with debugging 3rd party libraries. It collects links to all the places you might be looking at while hunting down a tough bug.

And, if you’re still stuck at the end, we’re happy to hop on a call to see how we can help out.

Improve indentation in Makefile.aldec

See original GitHub issue

Hi,

While debugging a libcocotbvhpi.dll missing issue for cocotb1.3, I noticed that some parts of the Makefile.aldec is incomplete. Like the below:

else ifeq ($(TOPLEVEL_LANG),vhdl)

is anyone working on this?

We recently migrated to cocotbv1.3 and unable to get our Aldec RivieraPro simulations progressing due to the libcocotbvhpi.dll missing issue. In that debugging process, I noticed the Makefile.aldec has some gotchas which might be root cause.

Cheers Binu

Issue Analytics

State:
Created 4 years ago
Comments:7 (5 by maintainers)

Top GitHub Comments

1reaction

mao-karincommented, Feb 26, 2020

Hi yes I can look into this afterwards.

0reactions

eric-wiesercommented, Apr 9, 2020

So to be clear, the request is just to make the indentation clearer here:

https://github.com/cocotb/cocotb/blob/2d11eeac80e97f2f356662b029228690dfc990d5/cocotb/share/makefiles/simulators/Makefile.aldec#L84-L105

Note that it’s very important to use spaces and not tabs for this type of indent, else the makefile will do the wrong thing.

Top Results From Across the Web

makefile - Why doesn't Make allow indented "if" statements?

The first solution is a terrible pain if you don't have an editor that shows whitespace characters, but if you do, the simplest...

Emacs: lisp/progmodes/vhdl-mode.el - Fossies

A hint: This file contains one or more very long lines, so maybe it is better readable using the pure text view mode...

Sigasi Studio Manual

A project is a collection of VHDL and/or (System)Verilog files that belong ... Sigasi Studio will automatically increase or decrease the indentation level....

HDL free tools - Campera Electronic Systems

Collection and links of VHDL, Verilog, System Verilog and Tcl free and useful ... version control management, makefile generation and simulator link).

CODING GUIDELINES - Springer Link

guidelines are designed to enhance code maintainability and read- ... Put a Makefile with a default 'all' target in every source directory.