Stuck on an issue?
Lightrun Answers was designed to reduce the constant googling that comes with debugging 3rd party libraries. It collects links to all the places you might be looking at while hunting down a tough bug.
And, if you’re still stuck at the end, we’re happy to hop on a call to see how we can help out.
Missing TinyFPGA BX target
See original GitHub issueTinyFPGA BX is listed as a supported open-source board in README, but there are no corresponding script in litex-boards/litex_boards/targets/.
While we do have litex-boards/litex_boards/platforms/tinyfpga_bx.py, I’m not sure if it’s ready to use?
Issue Analytics
- State:
- Created 3 years ago
- Comments:7 (4 by maintainers)
Top Results From Across the Web
Tinyprog makes serial port disappear when attempting to ...
I'm following the TinyFPGA BX User's Guide. tinyprog --update-bootloader appears ... Immediately after doing this, the serial port is gone:
Read more >WSL TinyFPGA-BX is not auto-detected · Issue #191 - GitHub
The TinyFPGA-BX serial port is not auto-detected on WSL. Need a separate PROG_PORT environment variable.
Read more >TinyFPGA B-Series - Hackaday.io
Low-cost, open-source FPGA boards in a tiny form factor with built-in USB, SPI flash, LDO, and MEMS clock.
Read more >Programming ICE40 FPGA on a board? - EEVblog
Now it's very possible that I'm just missing something here. ... Also I meant that the TinyFPGA BX is an expensive device.
Read more >What am I missing with the open source FPGA toolchains?
That's almost entirely a matter of the FPGAs they're targeting. ... What am I missing ... iCE40: *iCESugar, TinyFPGA BX, blackice mx.
Read more >
Top Related Medium Post
No results found
Top Related StackOverflow Question
No results found
Troubleshoot Live Code
Lightrun enables developers to add logs, metrics and snapshots to live code - no restarts or redeploys required.
Start Free
Top Related Reddit Thread
No results found
Top Related Hackernoon Post
No results found
Top Related Tweet
No results found
Top Related Dev.to Post
No results found
Top Related Hashnode Post
No results found
I tried to start documenting some of this stuff at https://github.com/enjoy-digital/litex/wiki/Soft-CPU
Sorry, it’s possible to use VexRiscv but not with the standard variant that is too large for the iCE40 (and would also be with Murax SoC). But you can use the Lite variant of Vexriscv:
./tinyfpga_bx.py --cpu-type=vexriscv --cpu-variant=lite --build