Stuck on an issue?

Lightrun Answers was designed to reduce the constant googling that comes with debugging 3rd party libraries. It collects links to all the places you might be looking at while hunting down a tough bug.

And, if you’re still stuck at the end, we’re happy to hop on a call to see how we can help out.

Synchronous compiler call does not handle well medium-size circuits

See original GitHub issue

It seems that synchronous compilation call can’t handle more than a (arguably not too big/complex) circuit composed of ~1400 identity operations. Is this considered expected?

The _async versions of the calls can handle this situation. Maybe the TimeoutError should suggest using the _async calls?

Issue Analytics

State:
Created 5 years ago
Reactions:1
Comments:6 (6 by maintainers)

Top GitHub Comments

1reaction

tbabejcommented, Jul 10, 2018

As an example, see the following script:

import pyquil
from pyquil.quil import Program
from pyquil.gates import I, H, X

device = pyquil.api.get_devices(as_dict=True)['8Q-Agave']
compiler = pyquil.api.compiler.CompilerConnection()

program = Program([X(5)]) + Program(I(5) for _ in range(1500))
compiled = compiler.compile(program, device.isa)

0reactions

mpharrigancommented, Nov 1, 2018

👍

Top Results From Across the Web

Synchronous System - an overview | ScienceDirect Topics

In asynchronous systems computations start whenever preceding computations are finished. Hence, the data signals themselves are used to control the data flow. A ......

Retiming Synchronous Circuitry 1 - UCSD CSE

This paper describes a circuit transformation called retimin 9 in which registers are added at some points in a circuit and removed from...

Difference between Synchronous and Asynchronous ...

Between sender and receiver, synchronization is compulsory. In Synchronous transmission, There is no gap present between data.

Reaction Systems and Synchronous Digital Circuits - PMC

We first present the links between two different models: reaction systems and synchronous digital circuits. Our main observation is that ...

Synchronous Resets? Asynchronous Resets? I am so ...

2.1 Synchronous reset flip-flops with non reset follower flip-flops. Each Verilog procedural block or VHDL process should model only one type of flip-flop....