question-mark
Stuck on an issue?

Lightrun Answers was designed to reduce the constant googling that comes with debugging 3rd party libraries. It collects links to all the places you might be looking at while hunting down a tough bug.

And, if you’re still stuck at the end, we’re happy to hop on a call to see how we can help out.

Fails to disassemble MIPS32 LE swr and swl instructions

See original GitHub issue

Bug Description I’ve noticed that Ghidra is having issues disassembling MIPS32 little-endian swr and swl instructions.

To Reproduce Try to disassemble: 030058a8 - swl $t8, 3($v0) 000058b8 - swr $t8, ($v0)

Expected behavior Disassemble 030058a8 to swl $t8, 3($v0) and 000058b8 to swr $t8, ($v0).

Environment:

  • OS: Ubuntu 18.04.2 LTS
  • Java Version: 11.0.2
  • Ghidra Version: 9.0

Issue Analytics

  • State:closed
  • Created 5 years ago
  • Comments:6 (4 by maintainers)

github_iconTop GitHub Comments

1reaction
mumbelcommented, Mar 19, 2019

You might be missing something here.

Your post said those 2 did not disassemble. When I looked at the sinc the only way I noticed those not working was on REL6, if that isn’t true then you should correct my assumption with the exact language variant.

If you are on rel6, then those instructions do not exist and nothing changes that. And would be a bug in capstone.

Ghidra supports more than just rel6 mips not sure where u got that idea from.

0reactions
0xf15hcommented, Mar 27, 2019

You’re right it does. I left the disassembler on the default MIPS:LE:64:64-32addr-R6addr when I should have been using MIPS:LE:32:default. Thank you @mumbel and @emteere for the help and I apologize for my misunderstanding.

Read more comments on GitHub >

github_iconTop Results From Across the Web

MIPS32™ Architecture For Programmers Volume II - Cornell CS
This document contains information that is proprietary to MIPS Technologies, Inc. (“MIPS Technologies”). Any.
Read more >
LWL, LWR, SWL, SWR
These instructions are used together to read (LWL, LWR) or write (SWL, SWR) an entire 32-bit word to memory, but starting at an...
Read more >
MIPS Linux assembler code understanding about load byte
The number of bytes is not specified. It just loads a word and two bytes and that's it: ; load one word (4...
Read more >
MIPS32 Instruction Set Quick Reference 01 Instructions
User Manual :
Read more >
MIPS Assembly Language Programming - Cs.csub.edu
of the MIPS architecture is presented, and the special programming considerations ... 5.2 Instructions that Perform Logical Operations.
Read more >

github_iconTop Related Medium Post

No results found

github_iconTop Related StackOverflow Question

No results found

github_iconTroubleshoot Live Code

Lightrun enables developers to add logs, metrics and snapshots to live code - no restarts or redeploys required.
Start Free

github_iconTop Related Reddit Thread

No results found

github_iconTop Related Hackernoon Post

No results found

github_iconTop Related Tweet

No results found

github_iconTop Related Dev.to Post

No results found

github_iconTop Related Hashnode Post

No results found