Stuck on an issue?
Lightrun Answers was designed to reduce the constant googling that comes with debugging 3rd party libraries. It collects links to all the places you might be looking at while hunting down a tough bug.
And, if you’re still stuck at the end, we’re happy to hop on a call to see how we can help out.
Nested SDFG on FPGA with WCR
See original GitHub issueNested SDFGs on FPGA using a conflict resolution result in a KeyError such as the following:
Traceback (most recent call last):
File "dotNestedSDFG_example.py", line 126, in <module>
match.apply(test_sdfg)
File "/home/manuel/.local/lib/python3.7/site-packages/dace/transformation/interstate/fpga_transform_sdfg.py", line 53, in apply
fpga_transform.apply(sdfg)
File "/home/manuel/.local/lib/python3.7/site-packages/dace/transformation/interstate/fpga_transform_state.py", line 166, in apply
or not isinstance(node.desc(sdfg), dace.data.Array)):
File "/home/manuel/.local/lib/python3.7/site-packages/dace/graph/nodes.py", line 230, in desc
return sdfg.arrays[self.data]
KeyError: '__z1_out'
The same code works fine on CPU.
Here the graph for reference: Graph
Here a sample code, which reproduces the error: dotNestedSDFG_example.zip
Issue Analytics
- State:
- Created 3 years ago
- Comments:6 (5 by maintainers)
Top Results From Across the Web
dace.sdfg package — DaCe 0.14.1 documentation
Propagate memlets out of a nested sdfg. Parameters. parent_sdfg – The parent SDFG this nested SDFG is in. parent_state – The state containing...
Read more >Stateful Dataflow Multigraphs: A Data-Centric Model for High ...
02/27/19 - With the ubiquity of accelerators, such as FPGAs and GPUs, ... The nested SDFG contains a single state, containing the scope...
Read more >Stateful Dataflow Multigraphs: A Data-Centric Model for ... - arXiv
InlineSDFG. Inlines a single-state nested SDFG into a state. Hardware mapping transformations. FPGATransform. Converts a CPU SDFG to be fully ...
Read more >Productivity, Portability, Performance: Data-Centric Python
Python HPC compilation results for both Xilinx and Intel FPGAs, ... per statement and a nested SDFG per function call.
Read more >Nested Dynamic Function eXchange - 2022.2 English - Xilinx
Nested Dynamic Function eXchange - 2022.2 English ... Step 10: Generating Bitstreams · Step 11: Connecting to the Board and Programming the FPGA...
Read more >
Top Related Medium Post
No results found
Top Related StackOverflow Question
No results found
Troubleshoot Live Code
Lightrun enables developers to add logs, metrics and snapshots to live code - no restarts or redeploys required.
Start Free
Top Related Reddit Thread
No results found
Top Related Hackernoon Post
No results found
Top Related Tweet
No results found
Top Related Dev.to Post
No results found
Top Related Hashnode Post
No results found
@manuelburger This has been merged
Fixed (hopefully) with
ArrayInterfaceremoval/revamp.