Stuck on an issue?

Lightrun Answers was designed to reduce the constant googling that comes with debugging 3rd party libraries. It collects links to all the places you might be looking at while hunting down a tough bug.

And, if you’re still stuck at the end, we’re happy to hop on a call to see how we can help out.

Support paramtype "generic" for backend Vivado

See original GitHub issue

Not sure of this is an edalize instead of fusesoc issue: When using VHDL based cores with Vivado/xsim paramtype generic is not supported and lead to an error message: WARNING:root:Parameter 'TestFile' has unsupported type 'generic' for requested backend

Workaround at the moment is using “vlogparam”, but then I get a depreciation warning when using ghdl.

BTW: In addition it would be good to support the real datatype for VHDL generics.

Issue Analytics

State:
Created 3 years ago
Comments:17 (15 by maintainers)

Top GitHub Comments

2reactions

ThomasHornschuhcommented, Jun 16, 2020

The xsim generic support was merged in olofk/edalize#137, so I think this can be closed. It would be interesting if @ThomasHornschuh could test the real support with GHDL. He had reported problems above, but I think another option could be opened for any problems there.

Just confirmed that it works for me with ghdl and Vivado (xsim).

0reactions

olofkcommented, Jun 16, 2020

Yes. This is getting a bit overloaded, so let’s close and open new ones that are more on-topic

Top Results From Across the Web

Generics (Parameters) Mapping - 2022.2 English - Xilinx

The Vivado simulator supports the following VHDL generic types (and their Verilog/SV equivalents): integer real string boolean Note: Any other generic type ...

How Do I Override Generic or Parameter Without Changing ...

You can pass/override the Generic N or Parameters while compiling the code in Vivado Simulator without any RTL changes. GUI mode: 1. Go...

Generic Types in Entities - 2022.2 English - Xilinx

VHDL-2008 supports undefined types in the generic statement for an entity. For example: entity my_entity is generic (type my_type); port (in1 : in...

Generics in Packages - 2022.2 English - Xilinx

VHDL-2008 supports putting a generic in a package and then be able to override that generic when the package is declared. For example:...

Cache Parameters Tab - 5.0 English - Xilinx

... CHI RN Master Port Cache Coherency · Address Translation Service and Cache · AXI Master ... Backend CCIX and CHI Registers ·...